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Synopsis
The dynamic design of a tunnel-diode-transistor
combined circuit and the applied pulse circuits are
discussed. The combined circuit, in which a tunnel
diode is connected in parallel with the collector
junction of a transistor, is used. The dynamic design
procedure is considerably simplified by describing the
transient behavior of a tunnel diode with a set of
approximate expressions and by the help of a self-
analog simulator. This circuit is capable of carrying
out both memory and majority logic operations, and
serves as a basic unit for several different pulse
circuits, such as a mcnostable circuit, a frequency
divider, a ring counter, etc.
1. Introduction
Techniques which combine a tunnel diode with a transistor have
been often used far high speed switching purposes. In such cases a
tunnel diode is combined with a transistor in many different styles
[1,2,3J. The circuit in which a tunnel diode is connected in parallel
with the collector junction of a transistor arouses considerable
interest. This circuit may be adopted in various pulse applications
because of its flexibility, simplicity and various abilities, such as
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a memory, a majority logic, etc. The use of this circuit in the above
fields is still attractive. From this point of view, simplifying its
dynamic design is an important consideration.
The authors propose two points in this paper. They are:
(1) that the difficulties in the dynamic design of this circuit can
be overcome easily by describing the transient behavior of a tunnel
diode with a set of approximate expressions and by the help of a
self-analog simulator [4J ; and (2) that this circuit is capable of
carrying out both memory operations and majority logic operations and
as a result it serves as a basic unit for several different pulse
circuits, such as a monostable circuit, a frequency divider, a ring
counter, an asynchronous delay line, etc. These applied circuits are
available in practice.
Details are illustrated in order.
2. Basic Study [5,6]
The circuit treated here is shown in Fig.l. This circuit can be
converted into a kind of pulse circuit with modifications of circuit
parameters or by the addition of a few circuit elements and also can
be used as a basic unit for pulse circuits of various kinds.
Such circuit are suitable for operation at a nanosecond and
subnanosecond switching times. Here the basic problems in designing
the circuit of Fig.l are summarized below:
(1) In order to achieve high speed switching, it is advisable to
select a tunnel diode with high figure of merit as well as a
transistor with high cut-off frequency. However, such a tunnel diode
demands larger peak current and as a result the current through a
transistor increases. This means that the
cut-off frequency of the transistor at the
operating current level decreases. Besides,
as the peak current of a tunnel diode
increases, the input driving current should
be increased by decreasing the input
resistors. In such a case this circuit can
not sometimes achieve the required logical
functions, because its d-c characteristic is
dominated by the nonlinear characteristic of Vaa
the emitter-base resistance of a transistor.
Vee
Fig.l Basic unit
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the load
=Iini In
where In in rna is one half of the difference
and the valey current of a germanium
tunnel diode, and Ii in rna is the
input current.
resistance RL is selected
so as to be greater than
or equal to the lowest
permissible value of RL,
The value of the peak current I p of a tunnel diode should be
decided after the above considerations. With a commercially available
germanium tunnel diode and silicon transistor, it is reasonable to
select the value of I p in the region of 2-4 rna.
(2) The value of the over drive factor Ini l is selected in the region
of 2-3, in which this circuit may be driven most effectively, as
found in the typical measured curves of Fig.2. Here the over drive
factor is given by
(3) The value of the emitter time
constant TT of a transistor should be
selected so as to keep the cost-to-
performance ratio of this circuit as
low as possible. The experimental
values of the switching time tdr(f)
against various values of TT/T D are
plotted in Fig.3. Here TD is the
equivalent time constant of the
previously chosen germanium tunnel
diode, the value of which is nearly
equal to 2s x Cp/I n . Then Cp
in pF is the total
capacitance of this
circuit, as shown in the 3~
approximately equivalent
circuit of Fig.4. From the
curves of Fig.3, the value
of the ratio TT/T D is
selected within the
follo~ing region,
o. 5< [TIT D< 2.0
(4) The value of
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Truth table of
basic unit
input
output" at present state
output at successor state
Zil Zi2 Wo
0 a 1
a 1 Zo
1 0 Zo
1 1 0
Zil. Zi2 :
Zo
Wo :
•.:E
Table 1
Fig.s Operating points of
tunnel diode.
Fig.4 Simplified equivalent
circuit
Io = ( Ip + Iv )/ 2
"ZT = Ce re
To= (Cp/Cd) To
Cp= Cd + Cc + k1i/ RL
To: time constant of tunnel diode
Cd: junction capacitance of tunnel diode
Cc: junction capacitance betwe.en base and
collector terminals of transistor
k : coefficient showing the effect of RL
on dynamic response. k= 0.7 (experimentally
determined )
which in this case is about 50 ohms.
(5) When this circuit is used as a logical circuit, the voltages,
VA+Vbe and VB+Vbe' have one by one correspondence to two input levels,
which are symbolized with '0' and '·1'. Here VA and VB are the voltages
at the tunnel diode terminals, when the operating points exist at A
and B on the characteristic curve of Fig.s, respectively. And Vbe is
the voltage between the base and emitter of a transistor. The
operating points of a tunnel diode will be decided corresponding to
four possible combinations of the two input levels. The collector and
base bias currents are adjusted so that a tunnel diode operates
either at A or B when one of inputs is in high level and the other is
in low level, and operates at A' 0< B' when both of inputs are in
high level or in low level, respecticely, and so that a transistor
always operates on its active region. Here, because VA and VB are
nearly equal to VA' and VB'
respectively, the truth table as
summarized in Table 1 is obtained.
Fig.6 shows an example of the
circuit designed under the above
conditions. On the basis of these
Dynamic Design of a Tunnel Diode Transisitor Combined Circuit
considerations, a method of the dynamic design of the above circuit
will be described in detail later.
3. Dynamic 'Design
3.1 Utilization of Self-analog Simulator
An important work on dynamic design is to describe the transient
response of a circuit to a given input pulse. In this case, a self-
analog simulator is very available[4]. The desired circuit can be set
up on such a self-analog simulator. Especially, it is convenient that
the time-scale change can
be accomplished in order
to be apt to measure. Fig.
? shows the self-analog
simulator used here. The
111
values of CO' CE' and CD
in Fig.? are determined
by the equations,
CC=KC c (3)
CE'=KC e ' (4)
CD=KCd (5)
TT=KTT (6)
where K is the factor by
which the speed of
solutio'nsis adjusted.
Here the emitter time
constant TT and the
(a) original circuit
TO c
Vcc=15 V
1. 5 K
Fig.6 An example of
basic unit
E
C[} : junction capacitance of tunnel diode
Cc : junction capacitance between base and collector terminals
C~ : junction capacitance between base and emitter terminals
Cs :capacitor storing charge Os
A :operational amplifier
(b) se[f- analog simulator
Fig.? Scheme of self-analog
simulator.
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( 7)
(8)
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waveform
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waveform
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waveform
simulator are given by13 on the
rSlCS
-8-
~r0unded emitter current gain
Rl+RZ
TT'" Rl+rSl'
13=13' RI
o RI+rSI
hhere So is the grounded emitter current gain of a transistor on real
time. The value of Cs in Fig.7 is determined by Eq.(7). It is desired
that the values of Cc,Ce',Cd and TT are measured on the basis of a
charge controlled model.
As will be seen later, many of design parameters which are used to
express the transient part of the output waveform are calculated from
the experimental data obtained by means of the self-analog simulator.
3.Z Method for Dynamic Design
The above combined circuit has two stable states. The pulse width
necessary for switching is closer to a switching time in the unit-
step response of the circuit. This is because, if a narrower pulse is
applied to the circuit, then the output waveform deteriorates, or if
a wider pulse is applied to the circuit, then the maximum value of
repetition rate is limited. Here a method for evaluating simply the
transient response of the circuit to an input pulse whose width is
equal to the above switching time is presented.
Fig.8 shows a typical transient response of the above circuit.
Here tdr(f) is the length of time it
takes the output to rise(or fall) to
50% of its full amplitude and lr(f)
is the slope of rise (or fall). When
the values of tdr(f) and lr(f) are
normalized, then these two normalized
values are used for expressing the
output waveform.
First, to unify the transient
responses of the circuit with
defferent parameters, the voltage V,
current I and time t are normalized
curve of Fig.S can be normalized, as
\1=
Then
fa.l [(b)
Typical transient
response of basic unit.
Fig.8
output
waveform
(11)
(9)
(10)
diode characteristic
V
Y n
I
n= In
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8= -- • tCpVn
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in the form
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shown in Fig.9. -The values of tdr(f) and lr(f) also are normalized in
the form
8dr=
In
t dr
Cp
lr (12)CpVn
. ar= In
.
8df=
In
tdf
Cp If (13)CpVn
. af= In
.
It is, however, difficult to
diode characteristic
Normalized tunnel
-1
'1d : normalized current of tunnel diode
lid: normalized voltage of tunnel dioda
Fig.9
nd = -1 (14)
This depends on the fact that most
part of the rise (or fall) time is
occupied by the time it takes the switching locus on the tunnel diode
characteristic curve to pass through the neighborhood of the valley
describe ar(f) and 8dr(f) in the
form of a simple function of device
and circuit parameters, respectively,
because of the extremely nonlinear
characteristic of a tunnel diode. As
previously stated the difficulty is
overcome by some rough approximations.
The first approximation is that
the characteristic curve of Fig.9
may be descrived near its valley
point by
point.
When the output voltage of Vo is designated by Vo in Fig.4, then
the first derivative of Vo with respect to 8 0 is given by
dVode =- nre-nd (15)
where nre is obtained by normalizing the value of the dependent
source current Ire in the circuit of Fig.4. When the output begins to
rise (or fall), the value of nre becomes nearly equal to nir(f).
Therefore
dvodB =-nir (f) +1 (16)
Thus ar and af become, respectively,
ar=-nir+l (17)
ac-nif+l (18)
The second approximation is that 8dr(f) will be linearly related
to the normalized emitter time constant 8T by the equations,
8dr=Sdr o(nir)+gr(nir)·8 T
8df=8dfo(nif)+gf(ni f)'8 T
(19)
(20)
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where Bdr(f)'o (nir(f)) is the length of time it takes the response
of the tunnel diode switch of Fig.4 to the dependent source, when it
is considered to be stepwise, to reach 50% of its final value. Also
grlf)(nir(f))oB T is the delay time induced by the effect of BT on the
waveform of the above dependent source.
Then Bdr(f)o(nir(f)) and gr(f)(nir(f)) can be obtained by means of
the self-analog simulator. These data are shown in Fig.IO and Fig.U.
In this manner, it is possible to determine the values of Qr(f)
and Bdr(f) by which the output waveform can be evaluated.
O.21-----j----+-===-+-=-=d
!3.0
%2.0 %2.5 :!:3.0
TZir(f)
Value of gr(f)(nir(f))
obtained by means of self-
analog simulator,
!2.0 !2.5
?ir(fJ
Value of Bdr(f)o(nir(f))
obtained by means of self-
analog simulator
6
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Fig .11.
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4.1 Monostable Circuit
A monostable circuit based on
the above combined circuit is
shown in Fig.lZ. The output
terminal is connected to one
of the input terminals through
a delay line and a resistance
Rf in series. When the
monostable circuit in a
quiescent state is triggered by
a negative pulse, then it is
initiated suddenly. It goes
through the delay time Td of
the delay line, after which it
reverts to the initial state.
The .over drive factor by
feedback currents depends on
the sum of RiZ and Rf. Also, if
the value of the input resistance
RiZ is selected so as to satisfy
the equation RiZ+re=RO' where
RO is the characteristic
impedance of the delay line and
r e is the emitter resistance,
then the impedance matching of
the delay line to the basic
combined circuit can be achieved.
4. Applications
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(22)
(23)
of the delay
1
2(-nif +1)
delay time Td
Here the dynamic behavior of this monostable circuit is evaluated
by using the dynamic design techniques described before. Fig.13 shows
a typical response of this circuit to a square input, where the
waveform of the output pulse is plotted with a solid line and that of
the feedback pulse passing through the delay line is plotted with a
broken line. Usually, these two waveforms are the same. Then the
output waveform is determined by the use of the design parameters a r ,
af, 8dr and 8h , where 8h is the interval between the instant at which
the leading edge of the feedback pulse reaches 50% of its final value
and the instant at which the trailing edge of the output pulse reaches
50% of its final value. Therefore a r , af and 8dr can be calculated
from Eqs.(17),(18) and (19). And then 8h is given by
1
8h = 8df - 2 (-nir+ l ) (21)
where 8df can be calculated from Eq. (20). This is because the leading
edge of the feedback pulse reaches about 80% of its final value before
the output pulse begins to fall. The output pulsewidth 8w and the
minimum repetition period 8c are given by
8w 8d + 8h
8c = 28d + 8dr + 8h +
where 8d is the normalized value of the
line.
In this way, all parameters required for characterizing the dynamic
behavior of the monostable circuit are determined. Fig.14 shows the
measured values on real time and the values calculated from Eqs. (21)
and (23). Fig.ls shows an example of the output waveform.
By means of the similar method, the dynamic behaviors of various
pulse circuits based on the combined circuit may be simply determined.
DL~delay line
1 I
o
output pUlse feedback pUlse
,:;....__ .1<,
.
.
,
,
1
-"'I;f+ 1
Fig.12 Monostable circuit Fig.13 Typical waveform of
monos table circuit
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where N is the positive integer
which satisfies the condition
4.2 Frequency Divider
If the delay tim~ Td of the delay
line is chosen so as to be much
longer than the repetition period
T of input pulses in the monos table
circuit of Fig.12, then a frequency
divider can be obtained. The
dividing ratio n is given by
Let us take an example of th0
actual circuit. When a delay line
having a delay time of 163 nsec is
used, a frequency divider having a
dividing ratio of 1/33 at an input
frequency of 100 MHz is obtained.
Fig.16 shows the input and output
waveforms.
4.3 Ring Counter
The above circuit also serves as
a basic unit for a ring counter.
It consists of the odd number of
units in a ring. The ring counter
of Fig.l? consists of three units.
The output of the first unit is
connected to the input of the
second unit, the output of which
is connected to the input of the
third unit, in the similar manner
-1\ p:->------ in put
~/ lmAD
r ...... 500 s
/ '\
-output \
,-j \ lbomvD500s
\....
--
;:1 0 0 0 0 0 0 0 0
t t
-1.5 - 2.0 -2.5 -3.0
"lir(a) Bh vs
'lir
~
III
:1c~ 0 0CD'" 0 0 u 0 0
t t t ,
-1.5
-2.0 - 2.5 -3.0
"lir
(b) Bc vs 'lir
o measured values in real time
_ calculated values
Fig.14 Comparison of experimental
results with calculated
ones.
Fig.lS Output waveform of
monostable circuit on
real time
(2 S)
(24 )n=l/ (2N-l)
input 50ns/div r-1--' output
,
Fig;16 Olitput waveform of
frequency divider.
Uj : basic unit
Fig.l? Scheme of ternary ring
counter
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20ns/div
! Z4= 0 Z4= 1
Z"Z2 Z3 W,W2W" W,W2 W3
C1 0 1),1 0 1 0 0 1
0 0 1 i C: 1 1 0 0 1
...
CO 1 1) 0 1 1 0 1 0
.
0 1 0 1 1 0 0 1 0
C1 1 0) 1 1 0 1 0 0
1 0 0 1 0 1 1 0 0
Fig.18 Output waveforms of
ternary ring counter
Table Z Truth table of
ternary ring counter
ZI , Z2 , Z3 , Z4 : output of basic unit
at present state
WI ,W2 ,W3: output of basic unit
at successor state
5. Conclusions
the output of which is connected to the
input of the first unit. The driver
output is connected together to another
input of each unit. The initial state
of one unit is set so as to be different
from that of the other. When the pulses
to be counted are applied simultaneously
to each unit, then only the state of
one unit is changed by either leading
or trailing edge of each input pulses.
In this manner, the counter returns to
the initial state every three pulse.
Table 2 shows the truth table of such
a ring counter.
The counter built as a trial can
count 2xl0 8 pulses per second. Fig.18
shows the input and output waveforms.
A method for the dynamic design of
one of the circuits which combine a
germanium tunnel diode with a silicon
transistor and the applied circuits
were illustrated in this paper. The
conclusions can be summal'ized as
follows:
(1) The combined circuit serves as a basic unit for several different
pulse circuits.
(2) The applied circuits can operate at nanosecond and subnanosecond
switching times as shown in some actual examples.
(3) The tr2nsient behavior of the combined circuit and its applied
__ ' i Y the use of the delay time edr (f)
and the slope Ur(f), which can be expressed with a set of simple
equations, respectively, by employed some appioximations. The values
of these parameters can be determined by substituting some data
obtained by means of the self-analog simulator and some given values
of device and circuit parameters into the above equations.
The method for the dynamic design described here is sufficient to
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the practical requirement. Since the above combined circuit may be
used widely in various ~u1se applications.
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